Stacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than 40dBm

نویسندگان

  • Donggu Im
  • Kwyro Lee
چکیده

The power handling capability is the most stringent specification for antenna switches, and this is dominated by a significant amount of leakage current of off-state FETs. For achieving maximum power handling capability of antenna switches, new DC I-V (FFI-V) characterization method to characterize RF P1dB point of off-state FETs is proposed and experimental study on optimum DC gate and body bias is performed based on proposed FFI-V method. Using Ron and Coff of minimum channel length MOSFETs at aforementioned optimum DC bias point, antenna switch design methodology for maximum power handling capability and minimum insertion loss is established. The designed SOI CMOS SPDT antenna switch integrated with switch controller shows insertion loss less than 0.5 dB and input P1dB greater than +40 dBm.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Miniature DC-to-50 G Distributed Sw

A dc-to-50-GHz SPDT switch in standard bulk 0.18m CMOS process is demonstrated in this paper. In order to extend the operation frequency, the travelingwave circuit topology is utilized. The switch achieves a measured insertion loss of less than 6 dB, a measured isolation of better than 38 dB from dc to 50 GHz. The measured input P1dB of 17.4 dBm at 5.8 GHz and 19.6 dBm at 40 GHz is attained. Th...

متن کامل

2.3 A 130-to-180GHz 0.0035mm2 SPDT switch with 3.3dB loss and 23.7dB isolation in 65nm bulk CMOS

Single-pole double-throw (SPDT) switches are a key building block for enabling transceiver time-division duplexing (TDD) when operated as a T/R switch or for eliminating imager fluctuations when operated as a Dicke switch. To provide acceptable compromises of NF, Pout and sensitivity in transceivers or imagers, the switches are required to feature an insertion loss of ~3dB and an isolation of ~...

متن کامل

Analysis of drain Current and Switching Speed for SPDT Switch and Dpdt Switch with the Proposed DP4T RF CMOS Switch

Conventional CMOS switch uses NMOS as transistors in its main architecture requiring a control voltage of 5.0V and a large resistance at the receivers and antennas (ANTs) to detect the signal. A CMOS integrated circuit switch uses FET transistors to achieve switching between multiple paths, because of its high value of control voltage. Hence it is not suitable for modern portable devices which ...

متن کامل

Radio-Frequency Circuits Integration Using CMOS SOI 0.25μm Technology

Interest in SOI technology has been increased due to recent progress in modeling parasitic effects needed for analog IC design. In this paper a brief overview of the SOI technology is done. A user compiled model built for ADS is then described before the analysis of 2 RF designs: a wideband Low Noise Amplifier (300MHz-900MHz with more than 10dB gain and 5dBm IIP3) and an antenna switch (with 0....

متن کامل

A 1.5-to-5.0GHz input-matched +2dBm P1dB all-passive switched-capacitor beamforming receiver front-end in 65nm CMOS

Phased arrays in CMOS for consumer communication bands aim to enhance receiver performance by exploiting beamforming with antenna arrays. Sensitivity increases with the number of antenna elements through array gain and interferers can be cancelled through the spatial filtering of the beam pattern [1]. For the latter, the linearity of the receiver before the beamforming summing point becomes a b...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Electronic Express

دوره 9  شماره 

صفحات  -

تاریخ انتشار 2012